Designer: Flemming Hansen
Degree: visiting Ph.D. candidate (1995)
University:
Technical University of Denmark
Design Description:
2.5Gb/s Clock and Data Recovery
circuit with integrated 1:8 demultiplexer,
implemented in Nortel's 0.8-micron BiCMOS process.
