U of Toronto VLSI Research Group

UofT VLSI Research Group - Alumni Design Gallery

We are proud of the accomplishments of graduates from the VLSI Research Group. For a small contribution alumni can display samples of their work in our Alumni Design Gallery, located in the Pratt Building at the University, and on this Web page. For details, please contact

Jaro Pristupa, Lab Manager
University of Toronto
Dept. of Electrical and Computer Engineering
6 King's College Road, Room [NEW!]374C
Toronto Ontario M5S 3H5 CANADA
Phone/FAX: (+1) 416-978-3278
E-mail: jaro@vrg.utoronto.ca
IMAGE

A four-channel low-noise photodiode preamplifier featuring auto-ranging gain control and 114dB of dynamic range
by David Hoe (Ph.D. 1991)

IMAGE

ORC2C15A, Field Programmable Gate Array. Implemented in 0.35-micron, triple-level metal CMOS process. Die size: ~10mm by 10mm.
by Tony Ngai (M.A.Sc. 1994),
Satwant Singh (M.A.Sc. 1991) and
Jian-She He (M.A.Sc. 1994).

IMAGE

2.5Gb/s Clock and Data Recovery circuit with integrated 1:8 demultiplexer, implemented in Nortel's 0.8-micron BiCMOS process
by Flemming Hansen (Ph.D. 1997)

IMAGE

10 and 100 Mb/s Quad Ethernet Transceiver implemented in 0.35-micron CMOS,
by Ayal Shoval (Ph.D. 1995)

Return to UofT VRG home page

Comments to webmaster@vrg.utoronto.ca

http://www.vrg.utoronto.ca/vrg/alumni/alumni.html -- Last updated: March 2001